zewei / anycore-riscv-src

The RTL source for AnyCore RISC-V

anycore

This contains the RTL for Anycore and associated simulation and synthesis framework for the latest RISCV based development of AnyCore

The RTL source for AnyCore RISC-V

Other

Language:SystemVerilog 97.8%Language:Verilog 2.2%