zewei / VG_RTL

All RTL codes of VG project

Geek Repo

Github PK Tool

VG_RTL

All RTL codes of VG project: riscv

SoC Block Diagram

QuestaSim project

https://github.com/nguyenquanicd/VG_RTL/tree/master/VG_riscv/qsim_prj

About

All RTL codes of VG project

Languages

Language:SystemVerilog 70.9%Language:TeX 16.9%Language:Stata 8.4%Language:Makefile 2.2%Language:C 0.9%Language:HTML 0.3%Language:SCSS 0.2%Language:Perl 0.1%Language:Shell 0.1%