Yuwen (Yuweng2013)

Yuweng2013

Geek Repo

Location:Sichuan Chengdu China

Github PK Tool:Github PK Tool

Yuwen's starred repositories

llvm-project

The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.

Language:LLVMLicense:NOASSERTIONStargazers:28344Issues:582Issues:76619

Dummy-Robot

我的超迷你机械臂机器人项目。

rt-thread

RT-Thread is an open source IoT Real-Time Operating System (RTOS).

Language:CLicense:Apache-2.0Stargazers:10384Issues:530Issues:1433

FlexGen

Running large language models on a single GPU for throughput-oriented scenarios.

Language:PythonLicense:Apache-2.0Stargazers:9124Issues:111Issues:81

PocketLCD

带充电宝功能的便携显示器

HoloCubic

带网络功能的伪全息透明显示桌面站

Language:CLicense:GPL-3.0Stargazers:6036Issues:121Issues:81

HDMI-PI

我设计的一个HDMI转MIPI模块,可以用于驱动各种手机屏幕当显示器用。

contiki

The official git repository for Contiki, the open source OS for the Internet of Things

Language:CLicense:NOASSERTIONStargazers:3710Issues:425Issues:1017

Project-Quantum

超迷你模块化卡片电脑计划

DeepVision

在我很多项目中用到的CV算法推理框架应用。

Language:JavaLicense:GPL-3.0Stargazers:1883Issues:75Issues:6

verilog-axi

Verilog AXI components for FPGA implementation

Language:VerilogLicense:MITStargazers:1454Issues:52Issues:71

A-Eye

a spuer mini AI-camera project

ODriveHardware

High performance motor control

Language:VerilogLicense:MITStargazers:903Issues:92Issues:11

kicad-symbols

Official KiCad schematic symbol libraries for Kicad 5

Language:CMakeLicense:NOASSERTIONStargazers:703Issues:87Issues:489

graphics-driver-samples

This repository contains graphics driver samples used to demonstrate how to write graphics driver for the windows platform.

Language:C++License:NOASSERTIONStargazers:383Issues:70Issues:48

IoT_Board

RT-Thread for IoT Board (STM32L4 + Wi-Fi, sensor, lcd, audio etc)

Language:CLicense:Apache-2.0Stargazers:344Issues:41Issues:11

u-boot

U-Boot for Cortex-M3 and Cortex-M4

Language:CLicense:NOASSERTIONStargazers:181Issues:60Issues:7

AMBA_APB_SRAM

AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).

Language:SystemVerilogLicense:MITStargazers:150Issues:4Issues:0
Language:CLicense:Apache-2.0Stargazers:99Issues:19Issues:75

pspin

PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing

Language:SystemVerilogLicense:NOASSERTIONStargazers:97Issues:10Issues:7

FreeCAD_For_Inventors_Examples

Project example files for the book FreeCAD for Inventors

Language:POV-Ray SDLStargazers:16Issues:2Issues:0

KAKAOS

This is a RTOS for stm32

Language:CLicense:Apache-2.0Stargazers:7Issues:0Issues:0