Yuri Panchul (yuri-panchul)

yuri-panchul

Geek Repo

Location:United States

Home Page:http://panchul.com

Github PK Tool:Github PK Tool


Organizations
MIPSfpga

Yuri Panchul's repositories

basics-graphics-music

FPGA exercise for beginners

Language:SystemVerilogLicense:NOASSERTIONStargazers:48Issues:10Issues:2

systemverilog-homework

SystemVerilog language-oriented exercises

Language:SystemVerilogLicense:MITStargazers:36Issues:6Issues:2

yrv-plus

Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.

Language:VerilogLicense:Apache-2.0Stargazers:19Issues:2Issues:0
Language:VerilogStargazers:10Issues:0Issues:0

2017-tomsk-novosibirsk-astana

Verilog examples and other materials for seminars in Tomsk, Novosibirsk and Astana

Language:VerilogStargazers:4Issues:0Issues:0

2016-kazakhstan

Presentations, examples and quizzes for Imagination seminar in Kazakhstan in August 2016

Language:HTMLStargazers:3Issues:0Issues:0

2017-kiev

Code examples for the event in Kiev

Language:VerilogStargazers:3Issues:0Issues:0

2017-year-end

The set of cleaned-up examples based on 2017 trainings in Kiev, Novosibirsk, Tomsk, Novosibirsk and Astana

Language:VerilogStargazers:3Issues:0Issues:0
Language:SystemVerilogLicense:NOASSERTIONStargazers:2Issues:0Issues:0
Language:VerilogStargazers:1Issues:0Issues:0

2017-novosibirsk

Exercises, quizzes and other materials for summer school in Novosibirsk - LSHYUP-2017

Language:VerilogStargazers:1Issues:0Issues:0
Language:SystemVerilogStargazers:0Issues:0Issues:0

2023-georgia-armenia-exam

A repository created based on valid-ready-etc and basics-graphics-music

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

2023-lalambda-asic-fpga

A repository to generate the package for LaLambda 2023 classes on ASIC and FPGA topics

Language:ShellLicense:NOASSERTIONStargazers:0Issues:0Issues:0

opengl-and-vulkan-exercises

My elementary OpenGL and Vulkan exercises to understand the software side of GPU

Language:C++License:MITStargazers:0Issues:0Issues:0

schoolRISCV

CPU microarchitecture, step by step

License:NOASSERTIONStargazers:0Issues:0Issues:0