Sandeep Vankayala (vsandeepsekhar)

vsandeepsekhar

Geek Repo

Location:san diego, CA

Home Page:https://vsandeepsekhar.wordpress.com/

Github PK Tool:Github PK Tool

Sandeep Vankayala's repositories

coding-interview-university

A complete computer science study plan to become a software engineer.

License:CC-BY-SA-4.0Stargazers:1Issues:0Issues:0

uvm_all_wr_rd

UVM register sequence to write all registers and read back with fix pattern

Language:SystemVerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

UVM_Tutorial_Udemy_Coursework

coursework on OVM and UVM by Udemy

Language:SystemVerilogStargazers:1Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0

DisturbNotAndroidApplication

DisturbNot Android Application Project - Part of my android class in school - ece558

Stargazers:0Issues:0Issues:0

Introduction-to-Computer-Architecture-Education-Kit

Gain an understanding of the fundamental topics and concepts of computer architecture including the application of these with modern Arm processors

Language:HTMLStargazers:0Issues:0Issues:0

MCQ-Java-Application

My All Java Applications Assignments

Language:JavaStargazers:0Issues:0Issues:0
Stargazers:0Issues:1Issues:0

NoobsCpu-8bit

A simple 8bit CPU.

Language:VerilogStargazers:0Issues:0Issues:0

pulpino

An open-source microcontroller system based on RISC-V

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

verification

This repository is my shot at SV and UVM for basic Design & Verification data structures

Language:SystemVerilogStargazers:0Issues:1Issues:0

oreilly_math_fundamentals_data_science

Mathematics for Data Science

Stargazers:0Issues:0Issues:0

RaspberryPi-FreeRTOS

A port of FreeRTOS to the raspberry pi.

License:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

tbengy

Python Tool for UVM Testbench Generation

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

uvm-testbench-tutorial-simple-adder

A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology

Stargazers:0Issues:0Issues:0

UVMReference

Reference examples and short projects using UVM Methodology

Stargazers:0Issues:0Issues:0

virtual-cache-memory

virtual, cache and main memory design

Stargazers:0Issues:0Issues:0