A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems and computer architecture classroom use in mind.
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool