Kenny Umenthum (umenthum)

umenthum

Geek Repo

Location:Portland, OR

Home Page:http://umenthum.name

Github PK Tool:Github PK Tool

Kenny Umenthum's repositories

frizzle

A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems and computer architecture classroom use in mind.

Language:C++Stargazers:11Issues:3Issues:0

riscv-dbg

RISC-V Debug Support for our PULP Cores

Language:SystemVerilogLicense:NOASSERTIONStargazers:1Issues:2Issues:0

common_cells

Common SV components

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:1Issues:0

jtag_vpi

TCP/IP controlled VPI JTAG Interface.

Language:VerilogStargazers:0Issues:1Issues:0

litax25

LiteX IP for AX.25 packet radio

Language:PythonLicense:MITStargazers:0Issues:2Issues:0

MySpinClass

My Spin Class!!

Language:TypeScriptLicense:NOASSERTIONStargazers:0Issues:1Issues:0

systemc

Core SystemC Library

Language:C++License:Apache-2.0Stargazers:0Issues:1Issues:0

wbuart32

A simple, basic, formally verified UART controller

Language:VerilogLicense:GPL-3.0Stargazers:0Issues:1Issues:0