tsengs0

tsengs0

Geek Repo

Company:JAIST

Location:Japan & Taiwan

Github PK Tool:Github PK Tool

tsengs0's repositories

bus-arbiter-using-round-robin-method

a verilog based implementation of bus arbitration scheme

Language:HTMLStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

NVM-Flash-Memory-Channel-Simulation

NVM Flash Memory Channel Simulation/ISE MATLAB Modelsim

Language:VerilogStargazers:0Issues:0Issues:0

zynq-fpga

RISC-V Rocket on the Digilent Zybo Board

Language:VerilogStargazers:0Issues:0Issues:0