logic-synthesis-benchmarks

There are 0 repository under logic-synthesis-benchmarks topic.

NYU-MLDA / OpenABC
OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.
electronics-design logic-synthesis graph-machine-learning graph-neural-networks deep-learning datasets electronics-design-automation boolean-optimization bulls-eye openabc-d benchmarks circuit-benchmarks logic-synthesis-benchmarks
Language:Verilog 96