taneroksuz / mult-tree

Wallace and Dadda tree multiplier generator in vhdl and verilog

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Tree Multiplier Generator for VHDL and SystemVerilog

This tool generates Wallace and Dadda tree multiplier for given size in hardware description language VHDL and SystemVerilog.

About

Wallace and Dadda tree multiplier generator in vhdl and verilog

License:Apache License 2.0


Languages

Language:C++ 36.5%Language:VHDL 28.5%Language:Shell 22.5%Language:SystemVerilog 10.9%Language:Makefile 1.6%