About
Coverage Closure and Bug Hunt Project
Languages
Language:Verilog 83.2%Language:VHDL 5.4%Language:SystemVerilog 5.1%Language:Tcl 4.2%Language:Shell 1.3%Language:Coq 0.5%Language:Makefile 0.2%Language:Batchfile 0.1%Language:Filebench WML 0.0%Language:Forth 0.0%