Sebastian Wallat (swallat)

swallat

Geek Repo

Company:@emsec

Location:Monheim am Rhein, Germany

Github PK Tool:Github PK Tool


Organizations
emsec

Sebastian Wallat's repositories

ArgonOne-1

Argon One Service and Control Scripts for Raspberry Pi 3B/3B+

Language:ShellStargazers:4Issues:3Issues:0
Language:PythonStargazers:1Issues:0Issues:0

ansible-role-vivado

Ansible role for installation of Xilinx Vivado on Ubuntu

License:Apache-2.0Stargazers:1Issues:0Issues:0
Language:CStargazers:1Issues:0Issues:0

dotfiles-old

:wrench: .files, including ~/.osx — sensible hacker defaults for OS X

Language:VimLLicense:MITStargazers:1Issues:0Issues:0

dpr-thesis

Thesis files for Dynamic Partial Reconfiguration of Xilinx FPGA for Motor Controls.

Language:VHDLStargazers:1Issues:0Issues:0

embeddedsw

Xilinx Embedded Software (embeddedsw) Development

Language:HTMLLicense:NOASSERTIONStargazers:1Issues:0Issues:0

fpga-cmake

Building FPGAs with Quartus+CMake

Language:CMakeLicense:MITStargazers:1Issues:0Issues:0

FreeRouting

Printed Circuit Board Routing Software from FreeRouting.net

Language:JavaLicense:GPL-3.0Stargazers:1Issues:0Issues:0

jekyll-vps-server

Chef configuration for "Deploying Jekyll to a VPS" article series.

Stargazers:1Issues:0Issues:0

prcontrol

Partial Reconfiguration Controller for Xilinx FPGAs

Language:VerilogStargazers:1Issues:0Issues:0

PYNQ

Python Productivity for ZYNQ

License:BSD-3-ClauseStargazers:1Issues:0Issues:0

QtConsole

Qt Console widget forked from http://qconsole.sourceforge.net/

Language:C++License:GPL-3.0Stargazers:1Issues:0Issues:0

reconfig

Hardware and script files related to dynamic partial reconfiguration

Language:VHDLStargazers:1Issues:0Issues:0

ryu

Ryu component-based software defined networking framework

Language:PythonLicense:Apache-2.0Stargazers:1Issues:0Issues:0

tmux-config

Tmux configuration, that supercharges your tmux to build cozy and cool terminal environment

Language:ShellStargazers:1Issues:0Issues:0

uart

A VHDL UART for communicating over a serial link with an FPGA

Language:VHDLLicense:NOASSERTIONStargazers:1Issues:0Issues:0

vtr-verilog-to-routing

Verilog to Routing -- Open Source CAD Flow for FPGA Research

Language:CLicense:NOASSERTIONStargazers:1Issues:0Issues:0

XilinxISE-Docker

Prepared CentOS6 in Docker to run Xilinx ISE 14.7

Language:ShellLicense:MITStargazers:1Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0

baseboxes

Vagrant base box templates

Language:ShellLicense:MITStargazers:0Issues:0Issues:0

digitalocean-dyndns

Dynamic DNS updater for Digital Ocean

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

github-label-maker

Python module to add, remove, edit and dump GitHub labels easily

Language:PythonLicense:UnlicenseStargazers:0Issues:0Issues:0

hal

HAL – The Hardware Analyzer

Language:C++License:MITStargazers:0Issues:0Issues:0

kubespray

Setup a kubernetes cluster

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0

overlay_tutorial

Premade bitstreams and block designs to complemented the PYNQ overlay tutorial

Language:TclLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

rub-fonts

LaTeX support files for Ruhr-University Corporate Design Fonts (Linux only)

Language:ShellStargazers:0Issues:0Issues:0

safe_reboot

Wrapper around reboot. Checks if other users are logged in or have active screen or tmux sessions.

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0

split-vpn

A split tunnel VPN script for Unifi OS routers (UDM, UXG, UDR) with policy based routing.

License:GPL-3.0Stargazers:0Issues:0Issues:0

yosys

Yosys Open SYnthesis Suite

Language:C++License:ISCStargazers:0Issues:0Issues:0