siriusm46 / AXI-protocol-Interconnect-Design-and-Implementation-

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Folder Contains:

1- RTL Design Files

2- Testbenches with different test cases for: 1. Write Transactions 2. Read Transactions.

3- Design Document showing the architecture used for the design and the resulted waveforms for each test-case.

This Project is under the Supervision of Si-Vison Academy.

About


Languages

Language:Verilog 100.0%