葉舜良's starred repositories

Image-Processing

Image Processing Toolbox in Verilog using Basys3 FPGA

Language:VHDLLicense:Apache-2.0Stargazers:180Issues:0Issues:0

NTU_CompSci

NTU Computer Science Tutorials, Labs and Assignments

Language:PythonStargazers:108Issues:0Issues:0

ML2022-Spring

**Official** 李宏毅 (Hung-yi Lee) 機器學習 Machine Learning 2022 Spring

Language:Jupyter NotebookStargazers:2084Issues:0Issues:0

ML2021

My coursework for Machine Learning (2021 Spring) at National Taiwan University (NTU)

Language:Jupyter NotebookStargazers:149Issues:0Issues:0

DataStructureAlgorithm

Data Structure and Algorithm with C (2021 Spring)

Language:HTMLStargazers:11Issues:0Issues:0

Convolutional-Neural-Network

Implementation of CNN using Verilog

Language:VerilogStargazers:178Issues:0Issues:0

tinyTPU

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Language:VHDLLicense:NOASSERTIONStargazers:388Issues:0Issues:0

convolution_network_on_FPGA

CNN acceleration on virtex-7 FPGA with verilog HDL

Language:VerilogStargazers:398Issues:0Issues:0

Deep-Neural-Network-Hardware-Accelerator

SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software

Language:SystemVerilogStargazers:97Issues:0Issues:0

gemmini

Berkeley's Spatial Array Generator

Language:ScalaLicense:NOASSERTIONStargazers:785Issues:0Issues:0

pytorch-deep-learning

Materials for the Learn PyTorch for Deep Learning: Zero to Mastery course.

Language:Jupyter NotebookLicense:MITStargazers:10506Issues:0Issues:0

FPGA-Imaging-Library

An open source library for image processing on FPGA.

Language:VerilogLicense:LGPL-2.1Stargazers:552Issues:0Issues:0

uva

Solutions for UVa Online Judge

Language:C++License:MITStargazers:1Issues:0Issues:0

Sequence-Pair-Floorplanner

C++ implementation for Sequence Pair fixed-outline chip floorplanner

Language:C++License:MITStargazers:6Issues:0Issues:0

Quine-McCluskey-Petrick-Method

Quine McCluskey Algorithm / Petrick Method

Language:C++Stargazers:6Issues:0Issues:0

NCTUEE

assignments and projects when I studied in NCTU EE.

Language:SystemVerilogStargazers:4Issues:0Issues:0

LSV-Final-Project

ABC: System for Sequential Logic Synthesis and Formal Verification

Language:CLicense:NOASSERTIONStargazers:3Issues:0Issues:0

2021_Spring_NCTU_ICLAB

NCTU 2021 Spring Integrated Circuit Design Laboratory

Language:VerilogStargazers:162Issues:0Issues:0

5-Stage-MIPS

5 Stage Pipelined MIPS Processor Implementation in Verilog

Language:VerilogStargazers:6Issues:0Issues:0

Time-Multiplexed-Quad-7-Segment-Display-Controller

7 Segment Display Controller using Verilog

Language:VerilogStargazers:4Issues:0Issues:0

Sorting

Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.

Language:VerilogStargazers:12Issues:0Issues:0

Bresenham-Line-Drawing-Algorithm

Verilog implementation of Bresenham's line drawing algorithm.

Language:VerilogStargazers:11Issues:0Issues:0

HDL-Designs

Verilog and VHDL Designs

Language:VerilogStargazers:3Issues:0Issues:0

Game-on-FPGA

A simple rocket landing game implemented on the Picoblaze microprocessor.

Language:VerilogStargazers:2Issues:0Issues:0

dracula-theme

🧛🏻‍♂️ One theme. All platforms.

License:MITStargazers:22586Issues:0Issues:0