葉舜良's repositories
Language:SystemVerilog000
Language:Assembly000
ML_CHIP_2024
Machine learning chip design using systemC
Language:C++000
Language:Verilog000
DDR_Project
The basic testing for DDR2 Controller IP
000
EECS_LAB_TRAINING
The training summer vacation training of EECS lab
Language:Verilog000
Language:TeX000
Language:Python000
Efficient-Deep-Learning-Paper-Collection
Collection of recent methods on (deep) neural network compression and acceleration.
Data_structure_practices
My practice problem in data structure and algorithm.
Language:Verilog000
SOC_ZYNQ
My SOC course notes taken from VIPIN
Language:Verilog000
2023_ICC_Laser
Revised version of laser
Language:Verilog000
Language:Verilog000
sicajc
Config files for my GitHub profile.
000
FPGA_HW
My undergraduate Introductory FPGA Lab HW
Language:Verilog000
Language:Verilog000
my_dc_notes
Logic synthesis for Design compiler. notes
New_lab612_training
My lab training sessions involving image_processing_with_python,pytorch basic and CIC contest problem sets
Language:Verilog000
image_conv_area_optimized
IC_contest_image_convolution
Language:Verilog000
EC_course_HW
HW for Evolution Computation
PLCT-Open-Reports
PLCT实验室的公开演讲,或者决定公开的组内报告
CC-BY-SA-4.0000
ventus-gpgpu
GPGPU processor supporting RISCV-V extension, developed with Chisel HDL