racerxdl / pcieledblink

Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)

example fpga pci-express pcie storey-peak stratix-v

pcieledblink

Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)

TODO

PCIe

Requires https://gist.github.com/wirebond/9e75db58112bb49c6b2debad7dc13cb2 to be used with PCIe0 (lanes 0 to 7)

About

Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)

example fpga pci-express pcie storey-peak stratix-v

Languages

Language:SystemVerilog 56.7%Language:Verilog 43.2%Language:C 0.0%Language:Scheme 0.0%Language:Mathematica 0.0%