puravbhatt's repositories
ASIC-Design-for-UART
Final project at San Jose State University
BPSK-Demodulator
Project for the course - ASIC CMOS Design
Language:Verilog000
Floating-point-MAC-for-AI-Engine
Project for the course - Advance Digital Synthesis