ACE SystemVerilog modules for cache coherent SoC design

This repository provides modules to implement cache coherence SoC's.

List of modules

Name	Description	Doc
`ace_ccu_top`	ACE interconnector, broadcasts snooping messages to the cache controllers and AXI transactions to the slave	Doc

The ACE repository is released under Solderpad v0.51 (SHL-0.51) see LICENSE

Other

Language:SystemVerilog 97.3%Language:Shell 2.0%Language:Makefile 0.8%