Thomas B. Preußer (preusser)

preusser

Geek Repo

Company:AMD

Location:Dresden, Germany

Home Page:https://www.linkedin.com/in/thomas-preusser/

Github PK Tool:Github PK Tool


Organizations
VLSI-EDA

Thomas B. Preußer's repositories

q27

27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting

Language:VHDLLicense:AGPL-3.0Stargazers:76Issues:8Issues:4

wisent

The wisent Parser Generator

Language:C++License:GPL-2.0Stargazers:5Issues:3Issues:0

qbm

Quantified Boolean Matching

Language:C++License:AGPL-3.0Stargazers:4Issues:2Issues:0

hsl

HLS Streaming Library

Language:C++Stargazers:2Issues:2Issues:0

ACCL

Accelerated Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators

Language:C++License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:Jupyter NotebookLicense:BSD-3-ClauseStargazers:0Issues:2Issues:0

davos

Distributed Accelerator OS

Language:SystemVerilogStargazers:0Issues:1Issues:0
License:BSD-3-ClauseStargazers:0Issues:0Issues:0

fpga-hyperloglog

FPGA-based HyperLogLog Accelerator

Language:C++Stargazers:0Issues:1Issues:0

fpga-network-stack

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

Language:C++License:BSD-3-ClauseStargazers:0Issues:1Issues:0

ghdl

VHDL 2008/93/87 simulator

Language:VHDLLicense:GPL-2.0Stargazers:0Issues:2Issues:0
Language:C++Stargazers:0Issues:2Issues:0

PCPPlayground

A few unoptimised attempts to solve the Post Correspondence Problem.

Language:C++License:GPL-3.0Stargazers:0Issues:2Issues:0

simple-pt

Simple Intel CPU processor tracing on Linux

Language:CStargazers:0Issues:1Issues:0

verible

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, and formatter.

Language:C++License:Apache-2.0Stargazers:0Issues:1Issues:0
Language:C++Stargazers:0Issues:2Issues:0
Language:CStargazers:0Issues:2Issues:0