FIFO Memory Implementation using Xilinx Vivado
Prerequisites
- Xilinx Vivado 2018.x+
Instructions
- Open both files using Xilinx Vivado.
- Run FIFObuffer.v to generate digital design.
- Run FIFObuffer_tb.v ( testbench file ) to generate results.
- View results by running Simulation.