cocotb / cocotb

cocotb: Python-based chip (RTL) verification

https://www.cocotb.org

Repository from Github https://github.comcocotb/cocotb

python vhdl verilog uvm verification test

cocotb is a framework empowering users to write VHDL and Verilog testbenches in Python.

Check out the tutorial
Read the docs
Find more info in the wiki
Discover useful extensions
Join the discussion in the Gitter chat room
Ask a question
Raise a bug / request an enhancement

Note: The current master branch of the cocotb repository is expected to be released as cocotb 2.0, which contains API-breaking changes from previous 1.x releases.

About

cocotb: Python-based chip (RTL) verification

https://www.cocotb.org

python vhdl verilog uvm verification test

BSD 3-Clause "New" or "Revised" License

Languages

Language:Python 43.1%Language:C 24.1%Language:C++ 19.3%Language:VHDL 7.2%Language:Makefile 2.5%Language:SystemVerilog 2.0%Language:Verilog 1.7%Language:PowerShell 0.0%