os-fpga / IP_Catalog

IP Catalog for Raptor.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

IP_Catalog

Copyright (c) 2022-2024 Rapid Silicon Inc.

This program is free software: you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.

You should have received a copy of the GNU General Public License along with this program. If not, see http://www.gnu.org/licenses/.

Contact zarin.said@rapidsilicon.com for non-GPL Commercial Licensing option.

IP Catalog is an IP library for Raptor toolchain.

IP_Catalog
	rapidsilicon
		ip/
		├── ahb2axi_bridge
		├── axi2axilite_bridge
		├── axi_async_fifo
		├── axi_cdma
		├── axi_crossbar
		├── axi_dma
		├── axi_dpram
		├── axi_fifo
		├── axi_interconnect
		├── axil_crossbar
		├── axil_eio
		├── axil_ethernet
		├── axil_gpio
		├── axil_interconnect
		├── axil_quadspi
		├── axil_tmp_sensor
		├── axil_uart16550
		├── axi_ram
		├── axi_register
		├── axis_adapter
		├── axis_async_fifo
		├── axis_broadcast
		├── axis_fifo
		├── axis_interconnect
		├── axis_pipeline_register
		├── axis_ram_switch
		├── axis_switch
		├── axis_uart
		├── boot_clock
		├── dsp_generator
		├── fifo_generator
		├── fir_generator
		├── i2c_master
		├── i2c_slave
		├── jtag_to_axi
		├── mipi_spi2dsi_bridge
		├── ocla
		├── on_chip_memory
		├── pll
		├── priority_encoder
		├── reset_release
		└── vexriscv_cpu

About

IP Catalog for Raptor.

License:Other


Languages

Language:Verilog 54.6%Language:Python 35.6%Language:SystemVerilog 5.8%Language:C++ 1.9%Language:Makefile 1.1%Language:C 1.0%Language:Assembly 0.0%Language:CMake 0.0%Language:Tcl 0.0%