The Open-Source FPGA Foundation

The Open-Source FPGA Foundation's repositories

Virtual-FPGA-Lab

This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, under FOSSi Foundation.

Language:TL-VerilogMIT228 9 2

1st-CLaaS

Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications

Language:CBSD-3-Clause205 16 19

Raptor

Raptor end-to-end FPGA Compiler and GUI

Language:VerilogNOASSERTION90 9 62

FOEDAG

Framework Open EDA Gui

Language:C++NOASSERTION69 18 152

IP_Catalog

IP Catalog for Raptor.

Language:VerilogNOASSERTION16 6 2

Backend

Compiler backend from packing to bitstream generation.

Language:C++NOASSERTION7 7 7

RTL_Benchmark

This repository contains the benchmarks.

Language:VerilogNOASSERTION7 3 6

FOEDAG_rs

Raptor's GUI

Language:C++NOASSERTION6 7 7

yosys_verific_rs

Yosys + (Optional) Verific Integration

Language:VerilogNOASSERTION6 6 89

FPGA_PRIMITIVES_MODELS

Language:VerilogNOASSERTION5 50

Validation

Raptor Compiler Validation tests

Language:VerilogNOASSERTION5 20

device_modeling

Language:VerilogNOASSERTION3 60

rapid_power_estimator

Rapid Power Estimator For Raptor

Language:PythonNOASSERTION3 70

Raptor_Tools

Language:VerilogNOASSERTION3 70

yosys-rs-plugin

Rapidsilicon's Yosys Plugin

Language:VerilogNOASSERTION3 2 18

zephyr-rapidsi-dev

Language:CApache-2.03 30

ArchBench

Architecture file validation testcase - RTL to Bitstream simulation flow

Language:VerilogNOASSERTION2 30

axi_i2c_bridge

Language:SystemVerilogNOASSERTION2 30

openocd

Official OpenOCD Read-Only Mirror (RapidSilicon Forked)

Language:CNOASSERTION2 10

post_build_artifacts

NOASSERTION2 40

yosys_rs

Raptor's Yosys hard fork. Contains optimizations

Language:C++NOASSERTION2 2 6

abc-rs

Language:CNOASSERTION1 2 2

Jira_Testcase

Language:VerilogNOASSERTION1 30

litex_reference_designs

Litex Reference Designs provides reference designs created out of IP Catalog using Litex integration capabilities.

Language:VerilogNOASSERTION1 5 4

logic_synthesis-rs

Language:CMakeNOASSERTION1 20

raptor_downloader

1 30

testlic1

Language:ShellNOASSERTION1 40

testPR

Language:ShellNOASSERTION1 40

zephyr_rs

Primary Git Repository for the Zephyr Project. Zephyr is a new generation, scalable, optimized, secure RTOS for multiple hardware architectures.

Language:CApache-2.01 10

tcl

The Tcl Core. (Mirror of core.tcl-lang.org)

Language:CNOASSERTION010