The Open-Source FPGA Foundation (os-fpga)

The Open-Source FPGA Foundation

os-fpga

Geek Repo

Home Page:www.osfpga.org

Github PK Tool:Github PK Tool

The Open-Source FPGA Foundation's repositories

1st-CLaaS

Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications

Language:CLicense:BSD-3-ClauseStargazers:197Issues:16Issues:19

Virtual-FPGA-Lab

This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, under FOSSi Foundation.

Language:TclLicense:MITStargazers:125Issues:8Issues:2

FOEDAG

Framework Open EDA Gui

Language:C++License:NOASSERTIONStargazers:56Issues:17Issues:152

Raptor

Raptor end-to-end FPGA Compiler and GUI

Language:VerilogLicense:NOASSERTIONStargazers:43Issues:6Issues:59

FOEDAG_rs

Raptor's GUI

Language:C++License:NOASSERTIONStargazers:5Issues:5Issues:7

IP_Catalog

IP Catalog for Raptor.

Language:VerilogLicense:NOASSERTIONStargazers:4Issues:3Issues:2

Backend

Compiler backend from packing to bitstream generation.

Language:C++License:NOASSERTIONStargazers:3Issues:4Issues:7

RTL_Benchmark

This repository contains the benchmarks.

Language:VerilogLicense:NOASSERTIONStargazers:3Issues:3Issues:6

yosys_verific_rs

Yosys + (Optional) Verific Integration

Language:VerilogLicense:NOASSERTIONStargazers:3Issues:4Issues:89
Language:VerilogLicense:NOASSERTIONStargazers:2Issues:0Issues:0
Language:VerilogLicense:NOASSERTIONStargazers:2Issues:4Issues:0

openocd

Official OpenOCD Read-Only Mirror (RapidSilicon Forked)

Language:CLicense:NOASSERTIONStargazers:2Issues:1Issues:0

Validation

Raptor Compiler Validation tests

Language:VerilogLicense:NOASSERTIONStargazers:2Issues:2Issues:0
Language:CLicense:Apache-2.0Stargazers:2Issues:0Issues:0

ArchBench

Architecture file validation testcase - RTL to Bitstream simulation flow

Language:VerilogLicense:NOASSERTIONStargazers:1Issues:2Issues:0
Language:SystemVerilogLicense:NOASSERTIONStargazers:1Issues:3Issues:0
License:NOASSERTIONStargazers:1Issues:4Issues:0

rapid_power_estimator

Rapid Power Estimator For Raptor

Language:PythonLicense:NOASSERTIONStargazers:1Issues:0Issues:0
Language:VerilogLicense:NOASSERTIONStargazers:1Issues:7Issues:0

yosys_rs

Raptor's Yosys hard fork. Contains optimizations

Language:C++License:NOASSERTIONStargazers:1Issues:2Issues:5
Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

litex_reference_designs

Litex Reference Designs provides reference designs created out of IP Catalog using Litex integration capabilities.

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:4Issues:4
Language:CMakeLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

tcl

The Tcl Core. (Mirror of core.tcl-lang.org)

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0
Language:ShellLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:ShellLicense:NOASSERTIONStargazers:0Issues:0Issues:0

yosys-rs-plugin

Rapidsilicon's Yosys Plugin

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

zephyr_rs

Primary Git Repository for the Zephyr Project. Zephyr is a new generation, scalable, optimized, secure RTOS for multiple hardware architectures.

Language:CLicense:Apache-2.0Stargazers:0Issues:1Issues:0