omkarnitsureiitb / Pipelined-Processor-Design

Designed a Single Cycle 6-stage pipelined Processor which can execute 26 different instructions and implemented it in code in VHDL

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Pipelined-Processor-Design

Designed a 6-stage pipelined Processor which can execute 26 different instructions and implemented it in code in VHDL

Course Project - Microprocessors (EE309)

Team Members -

  1. Omkar Nitsure (Roll No - 210070057)
    Github - https://github.com/omkarnitsureiitb
  2. Ojas Karanjkar (Roll No - 210070040)
    Github - https://github.com/Ojas1905
  3. Sanket Kothawade (Roll No - 210070044)
    Github - https://github.com/sankethk1
  4. Kushal Gajbe (Roll No - 210070048)
    Github - https://github.com/KushalGajbe

About

Designed a Single Cycle 6-stage pipelined Processor which can execute 26 different instructions and implemented it in code in VHDL


Languages

Language:HTML 57.6%Language:VHDL 41.3%Language:Stata 1.0%Language:Standard ML 0.0%Language:Scheme 0.0%