Giters

notwilliamng / RISC_V

Restricted Instruction Set Computer (V5) OTTER architecture for Xilinx Basys3 Board. Developed using Xilinx Vivado Suite

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

basys3-fpgasystem-verilogxilinx-vivado

This repository is not active

About

Restricted Instruction Set Computer (V5) OTTER architecture for Xilinx Basys3 Board. Developed using Xilinx Vivado Suite

basys3-fpgasystem-verilogxilinx-vivado

Languages

Language:SystemVerilog 98.7%Language:Verilog 1.3%