Nate Edel (nkedel)

nkedel

Geek Repo

Location:San Francisco Bay Area, CA, USA

Home Page:http://www.nkedel.com/

Github PK Tool:Github PK Tool

Nate Edel's starred repositories

wslg

Enabling the Windows Subsystem for Linux to include support for Wayland and X server related scenarios

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Language:VerilogLicense:ISCStargazers:2981Issues:166Issues:176

learn-fpga

Learning FPGA, yosys, nextpnr, and RISC-V

Language:C++License:BSD-3-ClauseStargazers:2476Issues:82Issues:74

darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Language:VerilogLicense:BSD-3-ClauseStargazers:2000Issues:89Issues:40

serv

SERV - The SErial RISC-V CPU

Language:VerilogLicense:ISCStargazers:1341Issues:37Issues:56

Crunchyroll-Downloader-v3.0

Downloader for Crunchyroll

Language:Visual Basic .NETStargazers:845Issues:43Issues:711

biriscv

32-bit Superscalar RISC-V CPU

Language:VerilogLicense:Apache-2.0Stargazers:819Issues:29Issues:24

elks

Embeddable Linux Kernel Subset

Language:CLicense:NOASSERTIONStargazers:787Issues:40Issues:373

antlr-mega-tutorial

This is the companion repository of the ANTLR Mega Tutorial, that will explain everything you need to know to use ANTLR.

Language:C#License:MITStargazers:264Issues:12Issues:7

SimpleVOut

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

milkymist

SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU

Language:VerilogLicense:NOASSERTIONStargazers:149Issues:38Issues:0

lljvm-translator

A lightweight library to inject LLVM bitcode into JVMs

Language:C++License:Apache-2.0Stargazers:81Issues:8Issues:15

core_dvi_framebuffer

Minimal DVI / HDMI Framebuffer

Language:VerilogLicense:MITStargazers:74Issues:8Issues:0

lxp32-cpu

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

Language:AssemblyLicense:MITStargazers:58Issues:5Issues:1

fwrisc

Featherweight RISC-V implementation

Language:SystemVerilogLicense:Apache-2.0Stargazers:52Issues:6Issues:2

tv80

TV80 Z80-compatible microprocessor

Language:VerilogLicense:MITStargazers:38Issues:6Issues:1

bonfire-cpu

FPGA optimized RISC-V (RV32IM) implemenation

Language:VHDLLicense:NOASSERTIONStargazers:32Issues:2Issues:0

cpld-6502

6502 CPU in 4 small CPLDs

Language:VerilogLicense:BSD-2-ClauseStargazers:22Issues:5Issues:0

sdram

Simple fixed-cycle SDRAM Controller

Tandy2000

Tandy 2000 Archive

Language:HTMLStargazers:20Issues:4Issues:0

verilog-6502

This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL

sdcc-m6502

Experimental port of Simple Device C Compiler (SDCC) to 6502 and 65C02. (NOTE: This code is being integrated into the main SDCC branch.)

Language:CStargazers:15Issues:6Issues:0

next186_soc_pc

Next186 SoC PC

Language:VerilogStargazers:14Issues:4Issues:0

Next186

x86 core for FleaFPGA Ohm board

sn76489_audio

SN76489 Complex Sound Generator FPGA core.

Language:VHDLLicense:BSD-3-ClauseStargazers:12Issues:0Issues:1

gemini-linux-kernel-3.18

Gemini PDA Linux kernel v3.18 (for Debian/SailfishOS) - branch 'native' is built for debian package

Language:CLicense:GPL-2.0Stargazers:11Issues:0Issues:0

Couch-To-64k---Breadboard-Z80-Computer

Companion code and schematics for my breadboard Z80 series

Language:C++License:MITStargazers:9Issues:4Issues:0

Realm

Adventure Game (retro software)

Language:BASICLicense:GPL-3.0Stargazers:7Issues:2Issues:2

ROC32_8

Specification & implementation of a 32-bit RISC architecture. Current status is specification.

License:GPL-3.0Stargazers:1Issues:0Issues:0

.gw-basic

Trial programs for GW-BASIC

Language:Visual BasicLicense:UnlicenseStargazers:1Issues:0Issues:0