nishit0072e / sev_seg_rev_FPGA

A VERILOG code on seven segment display controller which counts in descending order

sev_seg_rev_FPGA

A VERILOG code on seven segment display controller which counts in descending order https://github.com/nishit0072e/sev_seg_rev_FPGA.git

A VERILOG code on seven segment display controller which counts in descending order

Language:HTML 42.5%Language:JavaScript 27.3%Language:Tcl 14.0%Language:Shell 9.2%Language:Verilog 5.7%Language:Batchfile 0.7%Language:Pascal 0.5%