Full_adder-using-VHDL, Full adder program using VHDL language , This program is written on VIVADO design suite & tested on Basys3 FPGA board of family Artix-7
