nishit0072e / Binary_Input_FPGA

A Verilog code on Binary input and display output in 7 segment display in FPGA

Binary_Input_FPGA

A Verilog code on Binary input and display output in 7 segment display in FPGA
https://github.com/nishit0072e/Binary_Input_FPGA.git

A Verilog code on Binary input and display output in 7 segment display in FPGA

Language:HTML 38.6%Language:JavaScript 35.7%Language:Shell 12.0%Language:Tcl 10.4%Language:Verilog 1.6%Language:Batchfile 1.0%Language:Pascal 0.7%