lapd-soc

lapd-soc

Geek Repo

Github PK Tool:Github PK Tool

lapd-soc's repositories

Stargazers:0Issues:0Issues:0

renode_guide

A simple guide to get started on renode.

Stargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0

stm32-adc

Renode with STM32 ADC

Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

renode-timer-example

Run TIM2 on STM32F4

Stargazers:0Issues:0Issues:0

renode_tester

Automatic testing environment using Docker and Renode emulator

License:Apache-2.0Stargazers:0Issues:0Issues:0

PlatformIO-Renode-Demos

A collection of demos for PlatformIO framework and Renode simulation platform integration.

Stargazers:0Issues:0Issues:0

ac_types

Algorithmic C Datatypes

License:Apache-2.0Stargazers:0Issues:0Issues:0

renode_mbedos

Reproduction for mbed-os firmware running on Renode

Stargazers:0Issues:0Issues:0

dromajo

RISC-V RV64GC emulator designed for RTL co-simulation

License:Apache-2.0Stargazers:0Issues:0Issues:0

U500-freedom-altera

Porting U500-freedom to Altera FPGA (TR4 Board, SoCKit Board)

Stargazers:0Issues:0Issues:0

riscv-software-list

The RISC-V software tools list, as seen on riscv.org

Stargazers:0Issues:0Issues:0

MIPSfpga-on-SWORD

Transplant MIPSfpga onto SWORD board

Stargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0

minimips

体系结构实验

Language:VHDLStargazers:0Issues:0Issues:0
Language:SystemVerilogStargazers:0Issues:0Issues:0

SmartCar

智能小车

Stargazers:0Issues:0Issues:0

simple-alu-uvm

This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit

Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

spi-amba-simulation

ITMO SystemC & Verilog assignments - AMBA AHB and SPI

Stargazers:0Issues:0Issues:0

Virtual-Rubik-s-Cube

System on Chip Design with FPGA based Project

Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

ahb2apb_bridge_verification

Verification using Mentor Veloce Emulator in TBX mode

Stargazers:0Issues:0Issues:0

Implementation-of-AMBA-AXI3-protocol

Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator.

Stargazers:0Issues:0Issues:0

MicroprocessorArch

MIPS on FPGA

Stargazers:0Issues:0Issues:0

AES-Processor

AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016.

License:MITStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
License:GPL-2.0Stargazers:0Issues:0Issues:0