johan92 / fpga-risc-16

Making RISC-16 for academic purposes

fpga-risc-16

Making RISC-16 for academic purposes

Making RISC-16 for academic purposes

MIT License

Language:SystemVerilog 75.2%Language:Python 20.5%Language:Verilog 3.9%Language:Assembly 0.5%