johan92 / fpga-multiflow-pkt-gen

Try to implement multiflow packet generator with various rate settings

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

fpga-multiflow-pkt-gen

Implementation of multiflow packet generator with various rate settings.

It will generate only packet skeleton (in avalon-st interface) without usefull data, because I'm interested in "perfect" time and rate generation.

I assume it for 10G Ethernet, but it can be parametrized and used for other applications.

My Goal: it should work good on corner cases such as:

  • one flow at 64 bytes packets and 100% rate
  • all flows at 64 bytes packets and each got 100/FLOW_CNT% rate
  • one flow at 64 bytes packets and 99% rate and FLOW_CNT - 1 flows at 1/(FLOW_CNT - 1)% rate

About

Try to implement multiflow packet generator with various rate settings

License:MIT License


Languages

Language:SystemVerilog 73.5%Language:Verilog 24.1%Language:Stata 2.5%