Jamey Hicks (jameyhicks)

jameyhicks

Geek Repo

Location:Cambridge, MA

Twitter:@jameyhicks

Github PK Tool:Github PK Tool


Organizations
cambridgehackers

Jamey Hicks's repositories

apt-package-whitelist

Whitelist of apt packages approved for build environments with restricted sudo

Language:ShellLicense:MITStargazers:0Issues:2Issues:0

apt-source-whitelist

Whitelist of apt sources approved for build environments with restricted sudo

Language:RubyLicense:MITStargazers:0Issues:2Issues:0

aws-fpga

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:2Issues:0

bsc

Bluespec Compiler (BSC)

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

bsc-contrib

A place to share libraries and utilities that don't belong in the core bsc repo

Language:BluespecStargazers:0Issues:1Issues:0
Language:CoqStargazers:0Issues:2Issues:0

buildbot

Python-based continuous integration testing framework; your pull requests are more than welcome!

Language:PythonStargazers:0Issues:2Issues:0

civetweb

Embedded C/C++ web server

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

clang

Mirror of official clang git repository located at http://llvm.org/git/clang. Updated every five minutes.

Language:C++License:NOASSERTIONStargazers:0Issues:2Issues:0

confluencebuilder

Confluence Markup Builder Plugin for Sphinx

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0

django-cassandra-engine

Django Cassandra Engine - the Cassandra backend for Django

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:2Issues:0

Flute

RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

fpga-drive-aximm-pcie

Example design for FPGA Drive using the AXI Memory Mapped to PCI Express Bridge IP

Language:TclStargazers:0Issues:2Issues:0
Language:CoqLicense:Apache-2.0Stargazers:0Issues:2Issues:0

linux-xlnx

The official Linux kernel from Xilinx

Language:CLicense:NOASSERTIONStargazers:0Issues:2Issues:0
Language:MakefileStargazers:0Issues:2Issues:0

llvm-translate

llvm runtime interpreter/translator

Language:C++License:MITStargazers:0Issues:2Issues:0

mini-riscv-kami

bsvtokami test

Language:CoqStargazers:0Issues:2Issues:0

netplan

Backend-agnostic network configuration in YAML

Language:PythonLicense:GPL-3.0Stargazers:0Issues:2Issues:0

Nitro-Parts-lib-Xilinx

This is mainly a simulation library of xilinx primitives that are verilator compatible.

Language:VerilogStargazers:0Issues:2Issues:0

riscv-gnu-toolchain

GNU toolchain for RISC-V, including GCC 5.3.0

Language:CLicense:NOASSERTIONStargazers:0Issues:2Issues:0

riscv-isa-sim

Spike, a RISC-V ISA Simulator

Language:CLicense:NOASSERTIONStargazers:0Issues:2Issues:0

riscv-linux

RISC-V Linux Port

Language:CStargazers:0Issues:2Issues:0

riscv-qemu

QEMU with RISC-V Emulation Support

Language:CLicense:NOASSERTIONStargazers:0Issues:2Issues:0
Language:HaskellLicense:BSD-3-ClauseStargazers:0Issues:2Issues:0
Language:BluespecLicense:MITStargazers:0Issues:2Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:2Issues:0

riscy

Riscy Processors - Open-Sourced RISC-V Processors

Language:BluespecLicense:MITStargazers:0Issues:2Issues:0

sail-riscv

Sail RISC-V model

Language:CoqLicense:NOASSERTIONStargazers:0Issues:1Issues:0
Language:DockerfileStargazers:0Issues:0Issues:0