iammituraj

followers

following

stars

Chipmunk Logic™

India

https://chipmunklogic.com

Mitu Raj's repositories

skid_buffer

Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.

Language:SystemVerilog11 10

FIFOs

Register-based and RAM-based FIFOs designed in Verilog/System Verilog.

Language:SystemVerilog10 10

debouncer

Debouncer circuit in Verilog to filter glitches/bounces inherent in switches.

Language:SystemVerilog4 10

LIFO-Stack

Register-based LIFO aka Stack designed in Verilog/System Verilog.

Language:SystemVerilog4 10

pqr5asm

PQR5ASM is a RISC-V Assembler compliant with RV32I

Language:Python400

reset_and_cdc_synchronizers

Reset and CDC synchronizers developed in Verilog/System Verilog.

Language:SystemVerilog3 10

gcd_calculator

GCD calculator with APB Slave interface.

Language:SystemVerilog1 10

iammituraj

Bio

010

style-guides

lowRISC Style Guides

CC-BY-4.0000

tweak_circuits

Tweak circuits designed in VHDL/Verilog like CDC synchronizers: Pulse synchronizer, Reset synchronizer, Two-flop synchronizer, Edge detectors, Pulse generators, Clock gating etc.

Language:VHDL000