Daniel Schultz (dnltz)

dnltz

Geek Repo

Company:@phytec

Location:Wiesbaden

Github PK Tool:Github PK Tool


Organizations
phytec-labs

Daniel Schultz's repositories

SaxonSoc

SoC based on VexRiscv and ICE40 UP5K

Language:CStargazers:1Issues:1Issues:0

elements-sdk

Elements Software Development Kit

Language:ScalaLicense:MITStargazers:0Issues:0Issues:0

ElemRV

A simple RISC-V CPU in 130nm using the IHP-PDK and OpenRoad

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:MakefileLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0

embench-iot

The main Embench repository

Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0

gdsiistl

Converts GDSII files to STL files.

Language:PythonLicense:GPL-3.0Stargazers:0Issues:0Issues:0

IHP-Open-PDK

130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design

Language:HTMLLicense:Apache-2.0Stargazers:0Issues:0Issues:0

labgrid

embedded systems control library for development, testing and installation

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0

mcux-sdk

MCUXpresso SDK

Language:CLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

openocd_riscv

Spen's Official OpenOCD Mirror

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

OpenRAM

An open-source static random access memory (SRAM) compiler.

Language:PythonLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

OpenROAD-flow-scripts

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

prjxray

Documenting the Xilinx 7-series bit-stream format.

Language:PythonLicense:ISCStargazers:0Issues:0Issues:0

prjxray-db

Project X-Ray Database: XC7 Series

Language:ShellLicense:CC0-1.0Stargazers:0Issues:0Issues:0

SpinalCrypto

SpinalHDL - Cryptography libraries

Language:ScalaLicense:MITStargazers:0Issues:0Issues:0

snagboot

Generic recovery and reflashing tool for embedded platforms

License:GPL-2.0Stargazers:0Issues:0Issues:0

SpinalDoc-RTD

The sources of the online SpinalHDL doc

Stargazers:0Issues:0Issues:0

SpinalHDL

SpinalHDL core

Language:ScalaLicense:NOASSERTIONStargazers:0Issues:0Issues:0

symbiflow-arch-defs

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

Language:Jupyter NotebookLicense:ISCStargazers:0Issues:0Issues:0

VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

License:MITStargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0

yosys

Yosys Open SYnthesis Suite

License:ISCStargazers:0Issues:0Issues:0

zephyr

Primary GIT Repository for the Zephyr Project

Language:CLicense:Apache-2.0Stargazers:0Issues:0Issues:0