fpga_counter_spartan6
FPGA implementation of up / down BCD counter using verilog and spartan 6 mimas V2 board
FPGA implementation of up / down BCD counter
FPGA implementation of up / down BCD counter using verilog and spartan 6 mimas V2 board
FPGA implementation of up / down BCD counter
MIT License