LI Tao (darwinbeing)

darwinbeing

Geek Repo

Location:Beijing

Github PK Tool:Github PK Tool

LI Tao's repositories

HPServerPSUHack

HP HSTNS-PL11/PL30/PL42 Server PSU Modification for Vehicle Flashing and Programming

Language:CLicense:MITStargazers:33Issues:5Issues:8

vesc_tool

The source code for VESC Tool. See vesc-project.com

Language:C++License:GPL-3.0Stargazers:4Issues:0Issues:0
Language:CLicense:MITStargazers:2Issues:0Issues:0

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

License:NOASSERTIONStargazers:1Issues:0Issues:0

bit-preserve

Project for capturing vintage, classic, aka old computer schematics in KiCad.

License:NOASSERTIONStargazers:1Issues:0Issues:0

bldc

The code for my custom BLDC controller.

Language:CStargazers:1Issues:0Issues:0

edk2-sdm845

Broken edk2 port for sdm845 xD

License:WTFPLStargazers:1Issues:0Issues:0

esp

Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

License:NOASSERTIONStargazers:1Issues:0Issues:0
Language:ScalaStargazers:1Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0
License:Apache-2.0Stargazers:1Issues:0Issues:0

riffa

The RIFFA development repository

License:NOASSERTIONStargazers:1Issues:0Issues:0

rocket-dsp-utils

Tools for integrating DspTools components into a rocket-chip

License:Apache-2.0Stargazers:1Issues:0Issues:0

sv2chisel

(System)Verilog to Chisel translator

License:BSD-3-ClauseStargazers:1Issues:0Issues:0

verilog-ethernet

Verilog Ethernet components for FPGA implementation

License:MITStargazers:1Issues:0Issues:0

vivado-risc-v

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

Stargazers:1Issues:0Issues:0
License:NOASSERTIONStargazers:1Issues:0Issues:0

ariane

Ariane is a 6-stage RISC-V CPU capable of booting Linux

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0

badger2040

Examples and firmware for Badger 2040 and Badger 2040 W

License:MITStargazers:0Issues:0Issues:0

CBL-Mariner

Linux OS for Azure 1P services and edge appliances

License:MITStargazers:0Issues:0Issues:0

chipyard

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

License:BSD-3-ClauseStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
License:MITStargazers:0Issues:0Issues:0

emacs

backup dot emacs

Language:Emacs LispStargazers:0Issues:0Issues:0

fabrics

This repository contains implementations for various bus protocols, fabrics and bridges. All of these are designed using Bluespec System Verilog (BSV)

Language:BluespecLicense:Apache-2.0Stargazers:0Issues:0Issues:0

freedom2

Source files for SiFive's Freedom platforms

Language:ScalaLicense:Apache-2.0Stargazers:0Issues:0Issues:0

hwacha

Microarchitecture implementation of the decoupled vector-fetch accelerator

Stargazers:0Issues:0Issues:0

install-qt-action

Install Qt on your Github Actions workflows with just one simple action

Language:TypeScriptLicense:MITStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

pimoroni-pico

Libraries and examples to support Pimoroni Pico add-ons in C++ and MicroPython.

Language:CLicense:MITStargazers:0Issues:0Issues:0