Xim (chenguokai)

chenguokai

Geek Repo

Location:Beijing

Github PK Tool:Github PK Tool


Organizations
OpenXiangShan

Xim's repositories

Language:CStargazers:5Issues:1Issues:0
Language:CLicense:NOASSERTIONStargazers:2Issues:1Issues:0
Language:C++License:BSD-3-ClauseStargazers:1Issues:1Issues:0
Language:AssemblyLicense:NOASSERTIONStargazers:1Issues:1Issues:0

wewatcher

Change read-only file permission in WeChat data folder

Language:CStargazers:1Issues:1Issues:0

arm64-stack-ext

Extend your available stack space without OS level support

Language:AssemblyLicense:MITStargazers:0Issues:1Issues:0
Language:MakefileStargazers:0Issues:1Issues:0

CLK2022

About slides of CLK 2022

Stargazers:0Issues:0Issues:0
Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0

embox

Modular and configurable OS for embedded applications

Language:CLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0

herdtools7

The Herd toolsuite to deal with .cat memory models (version 7.xx)

Language:OCamlLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:1Issues:0

Hypervisor

Decompiling macOS Hypervisor.framework by hand

Language:CStargazers:0Issues:0Issues:0

litmus-tests-riscv

RISC-V architecture concurrency model litmus tests

Language:AssemblyLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:1Issues:0
Language:CStargazers:0Issues:0Issues:0
Language:AssemblyStargazers:0Issues:0Issues:0

riscv-c-template

A microbenchmark C template for both bare metal and Linux environment

Language:MakefileStargazers:0Issues:1Issues:0

rvv_functional_test

A visible functional test for RVV

Language:CStargazers:0Issues:1Issues:0

rvv_tests

My RVV testsuits

Language:AssemblyStargazers:0Issues:0Issues:0

uarch-configure

tools for setting and accessing advaned low-level CPU features

License:GPL-2.0Stargazers:0Issues:0Issues:0

ucas-covid19

ucas疫情防控每日填报助手

Language:PythonStargazers:0Issues:0Issues:0
Language:VerilogLicense:BSD-3-ClauseStargazers:0Issues:1Issues:0

verilator

Verilator open-source SystemVerilog simulator and lint system

Language:C++License:LGPL-3.0Stargazers:0Issues:0Issues:0

XiangShan

Open-source high-performance RISC-V processor

Language:ScalaLicense:NOASSERTIONStargazers:0Issues:0Issues:0

XiangShan-doc

Documentation for XiangShan

License:CC-BY-4.0Stargazers:0Issues:0Issues:0