Approximate Logic Synthesis Preliminaries

1 Courses

Logic synthesis part in the VE527 slides: Lecture 2, 8-16.

2 Tools

2.1 abc

2.2 Docker

Installation of ALS environments.md

2.3 SAT

2.4 SIS

2.5 Yosys

3 Papers

Survey of ALS: Paper 1
Techniques of ALS: Paper 2-4, 7-10
Error estimation of ALS: paper 5 and 6

About

Languages

Language:HCL 43.6%Language:Tcl 32.9%Language:VHDL 9.9%Language:TeX 4.2%Language:Verilog 3.8%Language:C++ 1.6%Language:Perl 1.3%Language:HTML 1.1%Language:Shell 0.8%Language:Batchfile 0.8%Language:Makefile 0.1%