changmg

Chang Meng's repositories

VACSEM: Verifying Average Errors in Approximate Circuits Using Simulation-Enhanced Model Counting

Language:CMIT900

Language:HCL300

Efficient resubstitution-based approximate logic synthesis

Language:C++BSD-3-Clause300

Language:C++200

ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set

Language:C++100

Mirror of espresso, a two-level logic synthesis tool

Language:C1 10

VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis

Language:C++100

ABC: System for Sequential Logic Synthesis and Formal Verification

Language:CNOASSERTION000

Benchmarks for Approximate Circuit Synthesis

Language:Verilog000

Chang Meng's Homepage: https://changmg.github.io/

Language:HTML010

An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization

Language:VerilogBSD-3-Clause000

Language:C++000

An advanced SAT solver

Language:C++NOASSERTION000

Library of approximate arithmetic circuits

Language:VerilogMIT000

C++ logic network library

MIT000

Logic Synthesis System from UC Berkeley (Unofficial Distribution)

NOASSERTION000