Giters
celine-hsieh
/
VLSI-Testing-LAB-2
Geek Repo:
Geek Repo
Github PK Tool:
Github PK Tool
Stargazers:
1
Watchers:
1
Issues:
0
Forks:
0
atpg
bist
memory
scan-chain
test-coverage
VLSI-Testing-LAB-2
About
atpg
bist
memory
scan-chain
test-coverage
Languages
Language:
Verilog
94.9%
Language:
Tcl
1.8%
Language:
HTML
1.7%
Language:
Batchfile
0.6%
Language:
Fortran
0.3%
Language:
Makefile
0.3%
Language:
Shell
0.2%
Language:
TypeScript
0.1%
Language:
Forth
0.0%