Robert Balas (bluewww)

bluewww

Geek Repo

Company:ETH Zürich

Location:Zürich, Switzerland

Github PK Tool:Github PK Tool

Robert Balas's repositories

r_gb

A gameboy emulator written in Java.

Language:JavaStargazers:0Issues:1Issues:3
Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0
Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

counsel-projectile

Ivy UI for Projectile

Language:Emacs LispStargazers:0Issues:0Issues:0

Emu-Docs

Emulator documentation archive

Language:HTMLStargazers:0Issues:0Issues:0

gentoo

The Gentoo ebuild repository mirror

Language:ShellStargazers:0Issues:0Issues:0

pict3d

3-dimensional picts

Language:RacketLicense:LGPL-3.0Stargazers:0Issues:0Issues:0
Language:ShellLicense:Apache-2.0Stargazers:0Issues:0Issues:0

python-junit

JUnit XML generator for Jenkins JUnit plugin

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

racket_playground

Implementations of some easy functions to learn typed/racket

Language:RacketLicense:GPL-3.0Stargazers:0Issues:0Issues:0

riscv-disassembler

Single file RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC

Language:CStargazers:0Issues:0Issues:0

speculation-bugs

Docs and resources on CPU Speculative Execution bugs

License:CC0-1.0Stargazers:0Issues:0Issues:0

spike-instruction-trace-patch

Patch file for RISCV's spike to generate csv test vectors to aid the verification of Instruction trace encoder implementation

Stargazers:0Issues:0Issues:0

streamlink-twitch-gui

A multi platform Twitch.tv browser for Streamlink

Language:JavaScriptLicense:MITStargazers:0Issues:0Issues:0

swerv_eh1

A directory of Western Digital’s RISC-V SweRV Cores

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

trace_debugger

Capture retired instructions of a RISC-V Core and compress them into a sequence of packets.

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

vcddiff

Basic VCD comparison tool, for Verilator testing

Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0

verilog-parser

A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.

Language:CLicense:MITStargazers:0Issues:0Issues:0

x11-racket

Racket bindings to various X11 libraries

Language:RacketStargazers:0Issues:0Issues:0

zipcpu

A small, light weight, RISC CPU soft core

Language:VerilogStargazers:0Issues:0Issues:0