Ben Marshall's repositories

awesome-open-hardware-verification

A List of Free and Open Source Hardware Verification Tools and Frameworks

verilog-parser

A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.

uart

A simple implementation of a UART modem in Verilog.

Language:VerilogLicense:MITStargazers:83Issues:4Issues:4

verilog-vcd-parser

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.

Language:C++License:MITStargazers:81Issues:5Issues:6

croyde-riscv

A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.

Language:SystemVerilogLicense:MITStargazers:41Issues:2Issues:2

verilog-dot

A simple dot file / graph generator for Verilog syntax trees.

doxygen-themes

A collection of the various Doxygen Theme customisations I have created and used.

Language:CSSLicense:CC-BY-4.0Stargazers:9Issues:2Issues:1

microcoder

Define custom assembly-like instructions and use them to write programs which are transpiled into synthesisable Verilog code.

Language:PythonLicense:MITStargazers:9Issues:4Issues:2

verilog-doc

A basic documentation generator for Verilog, similar to Doxygen.

Language:CLicense:MITStargazers:9Issues:3Issues:1

verilog-probe

A very small and simple debug probe designed to be very easy to interface with and be usable via SPI, JTAG and UART.

Language:PythonLicense:MITStargazers:7Issues:3Issues:1

tim

A small CPU core complete with compiler and ISA specification. Eventually....

Language:VHDLStargazers:4Issues:4Issues:0

aes-sboxes

Somewhere to put different implementations of the AES SBox

Language:VerilogStargazers:3Issues:3Issues:0

riscv-multi-cycle

WIP - A multi-cycle implementation of the RISCV rv32ui architecture. *unverified, use PicoRV32 instead!*

Language:VerilogLicense:MITStargazers:3Issues:2Issues:4

vanilla-riscv

Vanilla RISC-V core, implementing RV32IMC

Language:VerilogLicense:MITStargazers:3Issues:2Issues:6

ann-playground

Code I develop while learning about Artificial Neural Networks

Language:PythonStargazers:1Issues:2Issues:0

latex-boilerplate

A simple latex boilerplate with makefile for common commands.

Language:TeXStargazers:1Issues:2Issues:0

SILVER

SILVER - Statistical Independence and Leakage Verification

Language:VerilogLicense:NOASSERTIONStargazers:1Issues:1Issues:0

awesome-semiconductor-startups

List of awesome semiconductor startups

Stargazers:0Issues:0Issues:0

ben-marshall.github.io

My personal website, such as it is.

Language:HTMLStargazers:0Issues:2Issues:0

configuration-structure

RISC-V Configuration Structure

Language:CLicense:CC-BY-4.0Stargazers:0Issues:1Issues:0

cssbristol.github.io

Source code for the UoB Computer Science Society web portal

Language:HTMLLicense:MITStargazers:0Issues:2Issues:0
Language:AssemblyLicense:BSD-3-ClauseStargazers:0Issues:1Issues:0

riscv-bitmanip

Working draft of the proposed RISC-V Bitmanipulation extension

Language:MakefileLicense:CC-BY-4.0Stargazers:0Issues:1Issues:0

riscv-isa-sim

Spike, a RISC-V ISA Simulator

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

riscv-opcodes

RISC-V Opcodes

Language:PythonLicense:NOASSERTIONStargazers:0Issues:1Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

riscv-zkt-list

Zkt "safe list": extension attests that the machine has data-independent execution time for these instructions

License:BSD-2-ClauseStargazers:0Issues:1Issues:0

sail-riscv

Sail RISC-V model

Language:CoqLicense:NOASSERTIONStargazers:0Issues:1Issues:0

sat-solver

A simple combinatorial boolean sat solver based on the AC-3 Algorithm

Language:CStargazers:0Issues:2Issues:4