Adideb Das's starred repositories

vsdsquadron-mini-internship

VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.

Language:CStargazers:9Issues:0Issues:0

pentaRV

pentaRV consists of a 5 stage pipelined Rv32I core and the project plans to implement a RISC-V based SOC .

Language:VerilogLicense:Apache-2.0Stargazers:2Issues:0Issues:0

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Language:VerilogLicense:ISCStargazers:2979Issues:0Issues:0

NutriSync

Calorie Tracking App

Language:PythonStargazers:4Issues:0Issues:0

raven-picorv32

Silicon-validated SoC implementation of the PicoSoc/PicoRV32

Language:VerilogLicense:NOASSERTIONStargazers:254Issues:0Issues:0

Mozzi

sound synthesis library for Arduino

Language:HTMLLicense:LGPL-2.1Stargazers:1054Issues:0Issues:0
Language:TL-VerilogLicense:UnlicenseStargazers:316Issues:0Issues:0

learn-fpga

Learning FPGA, yosys, nextpnr, and RISC-V

Language:C++License:BSD-3-ClauseStargazers:2473Issues:0Issues:0

Daily-Coding-DS-ALGO-Practice

A open source project🚀 for bringing all interview💥💥 and competative📘 programming💥💥 question under one repo📐📐

Language:C++License:MITStargazers:316Issues:0Issues:0