Tsukasa OI (a4lg)

a4lg

Geek Repo

Location:Shiga Japan

Home Page:https://a4lg.com/

Github PK Tool:Github PK Tool

Tsukasa OI's repositories

ffuzzy

Library to generate / parse / compare ssdeep Context Triggered Piecewise Hashes (CTPH)

Language:RustLicense:GPL-2.0Stargazers:3Issues:2Issues:0
Language:CLicense:GPL-2.0Stargazers:2Issues:0Issues:0

riscv-baremetal-playground

RISC-V Baremetal Playground

Language:MakefileStargazers:2Issues:2Issues:0

cgen

CGEN, the Cpu tools GENerator

Language:SchemeLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

HDIC

HDIC : Integrated Database of Hanzi Dictionaries in Early Japan

Stargazers:0Issues:2Issues:0

imgproc-dh

My Image Manipulation Tools for Digital Humanities

Language:C++Stargazers:0Issues:0Issues:0

lets-get-arrested-number-theoretically

This project is intended to protest against the police in Japan

Language:JavaScriptStargazers:0Issues:0Issues:0

linux

Linux kernel source tree

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

linux-keystone-driver

Loadable Module for Keystone Enclave

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

node-floorlog2

Exact arithmetic of binary logarithm with floor

Language:TypeScriptStargazers:0Issues:0Issues:0

opensbi

RISC-V Open Source Supervisor Binary Interface

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

OTrP

C Implementation of draft-ietf-teep-opentrustprotocol

Language:C++License:MITStargazers:0Issues:0Issues:0

polarfire-soc-documentation

PolarFire SoC Documentation

Stargazers:0Issues:2Issues:0
License:CC-BY-4.0Stargazers:0Issues:0Issues:0

riscv-binutils-devmemo

binutils development memo (for RISC-V)

Language:PythonStargazers:0Issues:0Issues:0

riscv-cfi

This repo holds the work area and revisions of the RISC-V CFI (Shadow Stack and Landing Pads) specifications. CFI defines the privileged and unprivileged ISA extensions that can be used by privileged and unprivileged programs to protect the integrity of their control-flow.

License:CC-BY-4.0Stargazers:0Issues:0Issues:0
License:CC-BY-4.0Stargazers:0Issues:0Issues:0

riscv-isa-manual

RISC-V Instruction Set Manual

Language:TeXLicense:CC-BY-4.0Stargazers:0Issues:0Issues:0

riscv-isa-sim

Spike, a RISC-V ISA Simulator

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

riscv-j-extension

Working Draft of the RISC-V J Extension Specification

Language:MakefileLicense:CC-BY-4.0Stargazers:0Issues:0Issues:0

riscv-opcodes

RISC-V Opcodes

Language:PythonLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

riscv-p-spec

RISC-V Packed SIMD Extension

License:CC-BY-4.0Stargazers:0Issues:0Issues:0

riscv-profiles

RISC-V Architecture Profiles

Language:MakefileLicense:CC-BY-4.0Stargazers:0Issues:0Issues:0

riscv-sbi-doc

Documentation for the RISC-V Supervisor Binary Interface

Language:MakefileLicense:CC-BY-4.0Stargazers:0Issues:0Issues:0

riscv-toolchain-conventions

Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains

License:CC-BY-4.0Stargazers:0Issues:0Issues:0
License:CC-BY-4.0Stargazers:0Issues:2Issues:0

teep-protocol

TEEP Protocol Specification

Language:MakefileStargazers:0Issues:0Issues:0

thead-extension-spec

T-head vendor extension Instruction Set spec

License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0