Satvik Patel's repositories

Physical-design-with-OpenLANE-using-Sky130-PDK

This is the repository for the workshop conducted by Mr. Krunal Ghosh from VSD.

Language:TclStargazers:6Issues:2Issues:0

Advanced-System-on-Chip-Design-Education-Kit

Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description and software programming languages

Language:HTMLStargazers:0Issues:0Issues:0

Assignment-LaTeX-Template

Easy to use, simple assignment template I use @IITB

Language:TeXStargazers:0Issues:0Issues:0

awesome

😎 Awesome lists about all kinds of interesting topics

License:CC0-1.0Stargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0

Brent-Kung-Adder

Hardware description of a 32-bit Brent Kung adder, with a test bench.

Language:VHDLStargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

caravel_SoC

Caravel SoC example run

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

Pipelined-Multiplier

Try this example to understand how Pipelining is done in Hardware Designs.

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

Self-project-report

LaTeX files for a project report for self-projects.

Language:TeXStargazers:0Issues:0Issues:0

Signal-Integrity

There are two types of Engineers, the ones that have signal integrity problems and the ones that will!!

Stargazers:0Issues:0Issues:0

Static-RAM-Element

The HOD of our department had presented an opportunity to fabricate a 1X1 Static RAM element using basic IC components. In addition to fabrication of the 1X1 matrix, I also created simulation of RAM units of various memory sizes using MATLAB.

Stargazers:0Issues:0Issues:0

UART

UART in verilog

Language:VerilogStargazers:0Issues:0Issues:0

VOIP-with-python

A course project in CS 204001 Design and Analysis of Computer Network Protocols.

Language:PythonStargazers:0Issues:0Issues:0

CMOS-Inverter-Design

Design and characterisation of a CMOS Inverter.

Stargazers:0Issues:0Issues:0

Dadda-Multiplier

Hardware description of two 16-bit binary numbers with Dadda Multiplier reduction scheme with a test bench.

Language:VHDLStargazers:0Issues:0Issues:0

Easy-Verilog

Some easy Verilog practice

Language:CStargazers:0Issues:0Issues:0

ECG-Signal-Acquisition

A course project on ECG Signal Acquisition.

Stargazers:0Issues:0Issues:0

Linux-and-C

Some practice code to learn Threads in C

Language:CStargazers:0Issues:0Issues:0

Matrix-Multiplication

Matrix Multiplication using Aa language.

Language:MakefileStargazers:0Issues:0Issues:0

Multiplier-and-Divider

Multiplier and Divider in Aa Language

Language:MakefileStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

Solar-PV-Inverter

Final year B.Tech thesis on Solar PV inverter.

Language:TeXStargazers:0Issues:0Issues:0

Switch-Debounce

Swtich-Debouce logic for FPGA

Stargazers:0Issues:0Issues:0

TCL-scirpting-language

Examples worked in TCL

Language:TclStargazers:0Issues:0Issues:0