learn the combinational and sequential logic circuit.
Repository from Github https://github.comOpenEDF/verilog-basicRepository from Github https://github.comOpenEDF/verilog-basic