Nathen-Smith / FPGA-super-mario-bros

FPGA SOC Mario NES in SystemVerilog. Built on a DE-10 Lite FPGA, synthesized in Quartus Prime 18.1

Geek Repo

Github PK Tool