MJoergen / UART-for-Tang-Primer-20K

A UART translated from Verilog to VHDL for the Tang Primer 20K

This repository is not active

A UART translated from Verilog to VHDL for the Tang Primer 20K

Language:VHDL 94.9%Language:Makefile 5.1%