yuxinglong (LKQT)

LKQT

Geek Repo

Company:Fudan University

Location:Fudan University, 220 Handan Road, Shanghai, China

Home Page:https://www.fudan.edu.cn/

Github PK Tool:Github PK Tool

yuxinglong's starred repositories

SEAL

Microsoft SEAL is an easy-to-use and powerful homomorphic encryption library.

Language:C++License:MITStargazers:3500Issues:94Issues:560

riscv-gnu-toolchain

GNU toolchain for RISC-V, including GCC

Language:CLicense:NOASSERTIONStargazers:3354Issues:141Issues:1059

e200_opensource

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Language:VerilogLicense:Apache-2.0Stargazers:2589Issues:229Issues:43

gem5

The official repository for the gem5 computer-system architecture simulator.

Language:C++License:BSD-3-ClauseStargazers:1570Issues:70Issues:295
Language:VerilogLicense:Apache-2.0Stargazers:1172Issues:39Issues:105

openc910

OpenXuantie - OpenC910 Core

Language:VerilogLicense:Apache-2.0Stargazers:1125Issues:45Issues:26

openfhe-development

This is the development repository for the OpenFHE library. The current (stable) version is v1.2.0 (released on June 25, 2024).

Language:C++License:BSD-2-ClauseStargazers:688Issues:13Issues:402

SPIRV-LLVM-Translator

A tool and a library for bi-directional translation between SPIR-V and LLVM IR

Language:LLVMLicense:NOASSERTIONStargazers:464Issues:42Issues:285

ara

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

Language:CLicense:NOASSERTIONStargazers:341Issues:23Issues:174

OpenROAD-flow-scripts

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Language:VerilogLicense:NOASSERTIONStargazers:302Issues:11Issues:352

FPGAandCNN

基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现

EVA

Compiler for the SEAL homomorphic encryption library

Language:C++License:MITStargazers:219Issues:9Issues:32

RISC-V-book

A translation project of the RISC-V reader

vicuna

RISC-V Zve32x Vector Coprocessor

Language:AssemblyLicense:NOASSERTIONStargazers:153Issues:6Issues:99

opene902

OpenXuantie - OpenE902 Core

Language:VerilogLicense:Apache-2.0Stargazers:129Issues:11Issues:4

CuPBoP

A framework that support executing unmodified CUDA source code on non-NVIDIA devices.

Language:C++License:Apache-2.0Stargazers:89Issues:6Issues:2

plct-gem5

upstream: https://github.com/RALC88/gem5

Language:C++License:BSD-3-ClauseStargazers:31Issues:5Issues:22

sha3

FIPS 202 compliant SHA-3 core in Verilog

Language:VerilogLicense:BSD-2-ClauseStargazers:17Issues:6Issues:2

gem5

This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews should be submitted to https://gem5-review.googlesource.com/. The mirrors are synchronized every 15 minutes.

Language:C++License:BSD-3-ClauseStargazers:12Issues:1Issues:0

CHACHA20-Verilog-Code

Modified CHACHA20 Verilog Code

Language:VerilogStargazers:3Issues:0Issues:0